In this paper it is shown that tunneling probability of electrons (TP), capacitance equivalent oxide thickness (CET), and propagation delay time (τpd) of high-k MISFETs are strongly affected by interfacial layer (IL) materials in the case that wave function penetration into gate dielectrics is taken into consideration. Using reported barrier heights and effective masses, these parameters in MISFETs with HfO2/IL stacked gate dielectrics with interfacial layer of SiO2, Si3N4, Al2O3, Ta2O5, and SrTiO3 are quantitatively studied.
Introduction
The trend toward miniaturization has resulted in thinning of gate dielectrics, and according to the ITRS, they should be less than 1 nm within 3 years. In order to avoid the drastic leakage current increase that is inherent in such thin SiO2 gate dielectrics, high-k materials for gate dielectrics are being intensively investigated [1] . Considering such a small thickness of dielectrics, inversion layer thickness is no longer negligible. So far, materials and fabrication method of IL have been studied mainly in terms of inversion layer mobility just below them. In this report, we quantitatively investigated the influence of the IL material on inversion layer thickness using numerical simulation taking wave function penetration into gate dielectrics into consideration, and found that the thickness is strongly affected by IL materials in stacked gate dielectric MISFETs, resulting in large τpd dependence on the materials.
Model in Simulation
Depth of charge centroid, i.e., inversion layer thickness (Tinv) and TP of carriers, which is considered to be proportional to gate leakage current, were simulated at Ninv = 5x10 12 cm -2 (carrier density around VG = VDD [2] ) for a stacked gate dielectric structure shown in Fig. 1 . We used a model based on the WKB approximation and required wave functions to exponentially decay deep both in substrate and gate dielectrics and wave functions and their derivatives to be continuous at every interface. The substrate was assumed to be Si (100) substrate with a uniform impurity concentration of 1x10 18 cm -3 . Electrical potential in the substrate was approximated by a triangular potential and only the lowest sub-band was taken into consideration. Neither charge inside the gate dielectrics nor at the gate dielectric/substrate interface was assumed to exist. The effective masses in Si substrate were set to ml = 0.98m0, mt = 0.19m0 and mLH = 0.16m0, mHH = 0.49m0 for electrons and holes, respectively [3] , where m0 is the free electron mass. The assumed values of dielectric constant (k), barrier height (φB), and effective mass (meff) of carriers in supposed ILs are summarized in Table I . HfO2 interfacial layer corresponds to a gate dielectric of HfO2 monolayer. The temperature was assumed to be 300K and the Boltzmann statistics were used in calculations of thermodynamical average.
Results and Discussion
Wave functions of electrons for various interfacial layers (Fig. 2) show that their shapes are almost equal for SiO2, Si3N4, and Al2O3 IL and HfO2 monolayer. The reason for this is that φB in these cases are so much higher than in the other 2 cases that it is possible to physically approximate φB to be infinitely high. The penetration of wave function into gate dielectric is obviously larger in the Ta2O5 IL and even larger in the SrTiO3 IL, resulting in shallower Tinv. Table  II summarizes thermodynamical average of energy measured from EC at the substrate surface, Tinv, and TP for electrons. Fig.  3 shows the results summarized in Table II in TP versus CET plane, where CET = Tinvx3.9/11.9+EOT. A trend line for SiO2 IL with HfO2 layers of various thickness is also shown. Reduction in TP can be divided into 2 parts, which are shown in Fig. 3 for comparison between SiO2 and SrTiO3 IL cases as an example. The part A represents the reduction in TP due to the increase in dielectric constant and thickness of IL, whereas the part B is the genuine effect of decrease in Tinv. Fig. 4 shows the dependences of A and B on IL materials as compared with the SiO2 IL case. In the SrTiO3 IL case, TP of electron is reduced by more than 2 orders of magnitude due to a change in T .
inv Equivalent analysis for holes was also carried out. Fig.  5 shows wave functions of holes for various interfacial layers. Contrary to the case of electrons (Fig. 2) , the shapes of wave functions are almost independent of IL materials. φB for holes are so high that it is possible to physically approximate φB to be infinitely high for all materials. Studies on τpd were carried out for 35 nm gate length devices with stacked gate dielectric structures shown in Fig. 1 with various ILs using a device model [10] . As for mobility of carriers, that in SiO2/Si systems was used for all IL devices in order to concentrate on the effect of the change in Tinv. The results are shown in Fig. 6 with filled symbols. In the lowest order approximation, τpd is proportional to CtotVDD/ID, where Ctot, VDD, and ID are total capacitance, power supply voltage, and drain current, respectively, and Ctot consists of Cch, Cov, Cfringe, and Cj, which are channel, overlap, fringe, and junction capacitance, respectively. Hence, τpd is proportional to 1+3xCov/Cch+3xCfringe/Cch+Cj/Cch, where the Miller effect is taken into consideration. Therefore, a large increase in Cch with the Tinv reduction leads to the effective decrease in τpd. It should be noted that changing IL to higher-k material induces changes not only in CET but also in fringe capacitances. In order to extract the influence of the latter effect, simulations were carried out without changing Tinv, i.e., with fixed CET, the results of which are also shown in Fig. 6 . In the SrTiO3 IL case τpd was reduced by 0.3 ps as compared with the SiO2 IL case and 0.14 ps of the reduction is due to a reduction in T .
inv Finally, dependence of Tinv in nMISFET on the physical thickness of IL was studied. Fig. 7 shows that Tinv in SrTiO3 IL case, for example, gradually diminishes along with an increase in its physical thickness and saturates when it surpasses the penetration depth (≈ 4 nm, EOT of only 0.09 nm).
Summary and Conclusion
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